“Education breeds confidence.
Confidence breeds hope. Hope breeds peace.” —Confucius
Ph. D :
Research Topic
Supervisor
RTM University , Nagpur,Research Centre : Y.C.C.E, Nagpur, 2019
Performance Improvement Of Memory Structures Using Quaternary LUT For High Speed, Low Power Application.
Dr. P.K.Dakhole . Y.C.C.E, Nagpur
M.tech & B.E.
Electronics , RTM University , Nagpur,2006
Other Certifications
-
Diploma in physical Design, Advance Architecture Design, Synthesis
-
Hardware Modelling using Verilog -Nptel certification
-
Performance Assessment in the Virtual Classroom ,authorized by University of California, Irvine and offered through Coursera
​
Academics
Subjects Taught
Post Graduate
-
ASIC Design and Modelling, Embedded Product Design, Image Processing, CAD algorithms for VLSI Design
Under Graduate
-
VLSI Design and Technology , Mini Project and Seminar , Digital electronics , Computer Organization , Linear electronic circuits , Electronics Measurements Instruments Testing, Information theory and coding Techniques, Project based learning
Distinguished Projects
Post Graduate Level
-
Standard Cell Design Using Quantum Dot Cellular Automata
-
Combinational Logic Circuits Design Using Quantum Dot Cellular Automata
-
Design Of Quaternary Logic Blocks In VHDL
-
Performance Comparison Of Binary And Quaternary LUT For Performance Optimization.
-
Design Of Quaternary CAM( Content Addressable Memory).
-
Modifying Images For Colour Blinds.
-
Design Of BCH Decoder In Vhdl
-
Implementation Of 16x1 LUT Using CAM Cell
-
DDR2 SDRAM Memory Controller
-
Router Architecture For The Interconnection Network
Under Graduate Level
-
FPGA based BLDC Motor Controller at Armament R&D Estt. (DRDO) , Pashan, Pune
-
PLC installation on IR bore SHG grinding machine. at SKF India Ltd., Pune
-
Woman security and self defence system.
-
IOT based authorization and identification device for attendance monitoring
-
Brainy System for Washing Machines.
Academic Achievement
-
University Topper RTMNU, Nagpur , M.Tech Electronics 2006
-
Copy Right : Lab Manual of VLSI Design and Technology :Registered , Diary number : L-80319/2019, Dated : 21/09/2018